



ASYNC'06

A Level-Crossing Flash Asynchronous Analog-to-Digital Converter

Filipp Akopyan, Rajit Manohar and Alyssa Apsel

13 March, 2006 Grenoble, France



Motivation

Ultra Low Power ADC will be beneficial in several areas:

Signal processing field

- data processing in sensor networks
- increasing lifetime of cell phones
- temperature, pressure, vibration sensors, etc.

Biomedical engineering field

- low-power implants to monitor human organs
- process data that reflects changes in the body
- signal if the body is not functioning properly

Cornell AVLSI

Design Goals

- Exploit Signal Properties
 - Wide range of input frequencies
 - Real-world signal are often idle
- Asynchronous Design
 - Circuits adapt to input signal bandwidth (data-driven)
 - System shuts down automatically when input is stable



Asynchronous ADC for Low-Power Applications



ORNELL

Level Crossing Scheme



Conventional uniform Nyquist sampling



Non-uniform levelcrossing sampling

- Low power consumption: no activity when signal is not changing
- Bandwidth adaptive: number of samples depends on signal BW

Cornell AVLSI

Proposed ADC Structure





- Analog circuitry comparators with hysteresis (for noise immunity)
- CHP (Communicating Hardware Processes) for all asynchronous circuits
- Quasi-Delay Insensitive design style with 4-phase communication protocols
- Data in the ASYNC-ADC is outputted by one channel
- Time is not tracked explicitly



Analog Considerations

Influence of Input Noise on the Comparator

Comparator without hysteresis:

ORNELL



Comparator with hysteresis:



ORNELL AVLSI

Implemented Analog Design

Differential Regenerative Comparator with hysteresis



- Positive Feedback
- Tunable Bandwidth
- Variable trip voltage
- High differential gai
 - Nonlinearities
 - Transistor matching

Processing Element

ORNELL





input \rightarrow *TOKEN_CHECK*; output (1) or (0); indicate if signal is above or below request from above \rightarrow pass token "above"; {don't have token}; indicate that token is above request from below \rightarrow pass token "down"; {don't have token}; indicate that token is below

CORNELL

Digital Design





Trigger becomes active if one of the crossing conditions holds:

1. Upward Crossing

the comparator output is high

- + the current level indicates that the signal was below before
- + the previous level indicates that the signal is above
- + the previous element has completed processing its request and sending its output
- 2. Downward Crossing

ORNELL

Multiplexer



ORNELL AVLSI

Multiplexer Design

Deterministic Merge





A always de de a ava avaitte d'far alarity

Asynchronous ADC for Low-Power Applications



ORNELL

CORNELL

Power Analysis





Power Analysis



Comparator power is *turned on* if one of the following holds:

- The signal is above *i* processing element and below *i*+1 processing element
- The signal is above *i-1* processing element and below *i* processing element
- The request is being processed by the current (*i*) element

Cornell AVLSI

Power Analysis



Components added:

- Transmission Gate
- Gated Staticizer

Variable "Comparator power" valtage oguras

Asynchronous ADC for Low-Power Applications



ORNELL



Simulation Setup

- 4-bit converter (16 levels)
- Input: sinusoids of various frequencies
- Transistor models for TSMC 0.18 micron process
- Minimal transistor sizing
- The capacitive divider was simulated as a resistive divider (R = 1 MOhm)
- V_b on the comparators set to 0.25V
- No explicit time tracking



Simulation Data

LCF-ADC Simulation Data		
Signal BW	Power (μ W)	Energy/sample (nJ)
1 kHz	34.41	34.4
100 kHz	42.48	0.42
114 kHz	43.57	0.38
160 kHz	46.84	0.29
1 MHz	114.14	0.11
5 MHz	437.81	0.087

Much lower power consumption than previous designs



Asynchronous ADC for Low-Power Applications



ORNELL



Conclusion

- Applications: sensor networks, biomedical implants
- Level-Crossing Flash ADC approach
- Very low-power consumption
- Low-complexity design and ease of increasing precision
- Differential output on one dual rail channel



A Level-Crossing Flash Asynchronous Analog-to-Digital Converter

Filipp Akopyan, Rajit Manohar and Alyssa Apsel

QUESTIONS

FURTHER READING

Click any one of the following links to be taken to a website which contains the following documents.

The following are some recent examples of Asynchronous ADC activity off the web.

6 bit Asynchronous December 2006 Asynchronous ADC In CAD Mentor Graphics Asynchronous Data Processing System ASYNCHRONOUS PARALLEL RESISTORLESS ADC Flash Asynchronous Analog-to-Digital Converter Novel Asynchronous ADC Architecture LEVEL BASED SAMPLING FOR ENERGY CONSERVATION IN LARGE NETWORKS A Level-Crossing Flash Asynchronous Analog-to-Digital Converter Weight functions for signal reconstruction based on level crossings Adaptive Rate Filtering Technique Based on the Level Crossing Sampling Adaptive Level-Crossing Sampling Based DSP Systems A 0.8 V Asynchronous ADC for Energy Constrained Sensing Applications_ Spline-based signal reconstruction algorithm from multiple level crossing samples A New Class of Asynchronous Analog-to-Digital Converters Effects of time quantization and noise in level crossing sampling stabilization

Here is some more background information on Analog to Digital converters.

A 1-GS/s 6-bit 6.7-mW ADC A Study of Folding and Interpolating ADC Folding_ADCs_Tutorials high speed ADC design Investigation of a Parallel Resistorless ADC

Here are some patents on the subject.

4,291,299 Analog to digital converter using timed 4,352,999 Zero crossing comparators with threshold 4,544,914 Asynchronously controllable successive approximation 4,558,348 Digital video signal processing system using 5,001,364 Threshold crossing detector 5,315,284 Asynchronous digital threshold detector 5,945,934 Tracking analog to digital converter 6,020,840 Method and apparatus for representing waveform 6,492,929 Analogue to digital converter and method 6,501,412 Analog to digital converter including a quantizers 6,667,707 Analog to digital converter with asynchronous ability 6,720,901 Interpolation circuit having a conversio2 6,850,180 SelfTimed ADC 6,965,338 Cascade A D converter 7,133,791 Two mean level crossing time interval

11.19.10_1.20PM dsauersanjose@aol.com Don Sauer