


=====Analog_Delay_Line=====

Perhaps the simplest way to use analog delay lines is to build an element that has an input, an output, and runs off of a square wave clock. A purely digital version of an analog delay line would be a multi-bit shift register. The software version might use an array of memory byte locations. The switch capacitor element is more of an analog version.


=====Analog_Delay_Subcircuit=====

```
.SUBCKT ADelay IN OUT CLK
R0 CLK VTD 100k
C0 VTD 0 1p
BRE VRE 0 V = 5*u(V(CLK) -V(VTD)-.1)
BFE VFE 0 V = 5*u(V(VTD) -V(CLK)-.1)
*SXXXXXX N+ N- NC+ NC- MODEL
S1 V1 V2 VRE 0 SWP
S2 V3 V4 VFE 0 SWP
C1 V2 0 30n
C2 V4 0 30n
BIN V1 0 V = V(IN)
BMID V3 0 V = V(V2)
BOUT OUT 0 V = V(V4)
.ENDS ADelay
```



Connecting a number of such elements in series simulates shift registers in the analog world.

=====Analog_Delay=====



Being able to do discreet time delays of signal is a requirement for doing digital filtering.

.end

4.11.10_4.54PM
dsauersanjose@aol.com
Don Sauer
<http://www.idea2ic.com/>