



=====Infinite_Response=====

A Infinite Impulse Response (IIR) Digital filter involves adding feedback to delay elements. Doing a trial and error calculation to converge on an answer is the same thing.


Infinite_Response



In this example, half of a delayed output signal is being negatively fed back across an Op Amp. Ultimately that negative feedback cancels out the input signal at the Op Amp's input. But it does so by reducing the error by one half for each clock cycle. In theory, this one half error reduction process goes on forever, kind of like the half life of uranium.




So the output square wave response resembles a simple RC lowpass filter. Notice how the difference between input and output starts off at one half. The first clock reduces it to one quarter, then on to one eighth, etc.. The error is seeing a half life with each clock.



When one speeds up the clock, the same half life reduction of error is going on, only faster.

In Analog filters, this delay element is often a Op Amp and capacitor hooked up as an integrator.

-----FILTERS_STATE_VARIABLE-----




The negative feedback defines the poles of the filter.
The feedforward defines the zeros of the filter.

-----FILTERS_STATE_VARIABLE_ANALOG-----

Filters

high_pass	=	(s^2)	/	$(s^2 + (w_0/Q)*s + w_0^2)$
band_pass	=	$(s + (w_0/Q))$	/	$(s^2 + (w_0/Q)*s + w_0^2)$
low_pass	=	(w_0^2)	/	$(s^2 + (w_0/Q)*s + w_0^2)$
all_pass	=	$(s^2 - (w_0/Q)*s + w_0^2)$	/	$(s^2 + (w_0/Q)*s + w_0^2)$
band_rej	=	$(s^2 + w_0^2)$	/	$(s^2 + (w_0/Q)*s + w_0^2)$




Using the State variable format above makes it easy to make any type of filter.

Digital filters are just the same filter where the integrators all get replaced with analog delay elements.


```

*====Analog_Delay====
.SUBCKT ADelay IN OUT CLK
R0 CLK VTD 100k
C0 VTD 0 1p
BRE VRE 0 V = 5*u(V(CLK) -V(VTD)-.1)
BFE VFE 0 V = 5*u(V(VTD) -V(CLK)-.1)
*SXXXXXX N+ N- NC+ NC- MODEL
S1 V1 V2 VRE 0 SWP
S2 V3 V4 VFE 0 SWP
C1 V2 0 30n
C2 V4 0 30n
BIN V1 0 V = V(IN)
BMID V3 0 V = V(V2)
BOUT OUT 0 V = V(V4)
.ENDS ADelay

```



.end

4.11.10 4.54PM
dsauersanjose@aol.com
Don Sauer
<http://www.idea2ic.com/>