ASYNCHRONOUS PARALLEL RESISTORLESS ADC

Maria Stanoeva, Angel Popov

Faculty of Computer Systems and Control, Technical University of Sofia
8, Kliment Ohridski St., Sofia 1000, Bulgaria

A parallel analogue-to-digital converter architecture is investigated, which is based on CMOS inverters used as comparators. The comparator threshold voltage depends on the ratio of transistor areas. A stage with a so-called “dynamic hysteresis” is added to the design to increase the noise immunity. The advantages of such ADC are its fully digital structure, the lack of resistor ladder and the asynchronous mode of operation, which diminishes both area and power and makes it suitable for system-on-chip solutions. The static and dynamic characteristics of the device are examined and some recommendations for future investigation are outlined.

Keywords: parallel CMOS ADC, dynamic hysteresis

1. INTRODUCTION

The dynamic development of mixed-signal system-on-chip applications leads to a growing need of more sophisticated circuit designs in terms of speed, area and noise immunity. This is particularly important in ADC design, which is often the bottleneck in the design of SOC applications. The flash architectures constructed of latched comparators (Fig. 1a) are preferred for their speed and inherent monotonicity, but suffer from large area and power dissipation. In addition, the latched comparators cause substantial noises on the input signal (kickback noise [8]) and on the supply voltage lines. The present work focuses on the design of high noise immunity resistorless ADC with lower noise generation on the supply voltage lines. It is organized as follows: in Sect. I an overview of the problem is presented, Sect. II describes the method for $V_{THi}$ determination; Sect. III gives the circuit analysis results.

In earlier works [1,4,6,7] a resistorless parallel ADC (Fig. 1b) was proposed that uses simple CMOS inverters instead of comparators. It operates asynchronously, i.e. the switching of the $2^n$ comparators is more or less uniformly distributed depending on the input signal. Thus the noises on the power supply lines are reduced and the
total power consumption compared to the pure flash ADC may be diminished from 2 to 5 times depending on the input signal shape. Another advantage of the ADC is its smaller size compared to the traditional flash architectures.

In [2] a similar architecture is proposed. It consists of two cascaded threshold inverter comparators (TIC) and a gain boosting stage. The comparator threshold voltages $V_{THI}$ are obtained by simulation. In standard 0.25µ CMOS technology the authors obtain an operation speed of 1 GSPS. In [3] command logic is added to the design to turn off part of the comparators and change the ADC resolution, thus exponentially diminishing the power consumption.

The present paper applies the method for standard 0.18µ and 0.07µ CMOS technology. An investigation of the static and dynamic behaviour of the ADC is performed to explore its maximal resolution and frequency of operation without missing code. The boosting stage used in [2] to increase the comparator gain was replaced by a Schmitt trigger with time controllable noise immunity developed by the authors [6,7].

2. Threshold Voltage Determination

The threshold voltage $V_{THI}$ of the inverter depends on the transistor area ratio of the N-channel and P-channel MOS transistors. The analytical solution for $V_{THI}$ given in [5] neglects the short channel effects and is not applicable small die size technologies. The dependence of the threshold voltage on transistor area ratio was obtained by simulation (Fig. 2), the non-shaded part corresponding to the voltage full-scale range. The comparator parameter values were as follows: $V_{DD} = 2.5V$, $k = 0.45÷20$, $W_N/L_N = \text{const}$ for 0.18µ CMOS, and $V_{DD} = 1.5V$, $k = 0.2÷20$, $W_N/L_N = \text{const}$ for 0.07µ CMOS. A PSpice macro was used to construct the step function, from which the values of transistor area ratio $k$ for a chosen level of quantization were generated automatically. This procedure is easily adaptable to different transistor models, input voltage full-scale range and ADC resolution.

![Fig. 2. Inverter threshold voltage $V_{THI}$ as a function of transistor area ratio $k$](image)

3. ADC Investigation

The method of area size determination was applied for a level 49 BSIM3v0.0 0.18µ CMOS technology with minimum square size of 0.44µ and 0.07µ CMOS technology with minimum square size of 0.2µ. As an example a 3-bit ADC was simulated and eight values of $k$ were determined.
It can be seen that comparator areas do not follow the uniform resistor ladder voltages by a binary exponential low, as it could be expected (Table 1). The comparator size depends only on the input voltage full-scale range. For instance, for $V_{\text{FSR}} = 950 \text{ mV}$, the top-most level comparator transistor area ratio $k$ is $k_{\text{max}} = 9.882$, regardless of the chosen resolution which leads to a substantial ADC area saving.

<table>
<thead>
<tr>
<th>$V_{\text{THI}}, \text{V}$</th>
<th>$k$</th>
<th>$P??/N?$</th>
<th>$V_{\text{THI}}, \text{V}$</th>
<th>$k$</th>
<th>$P??/N?$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.06875</td>
<td>0.644</td>
<td>0.18 / 0.28</td>
<td>0.6125</td>
<td>0.377</td>
<td>0.07 / 0.19</td>
</tr>
<tr>
<td>1.1875</td>
<td>0.911</td>
<td>0.18 / 0.19</td>
<td>0.7</td>
<td>0.577</td>
<td>0.07 / 0.12</td>
</tr>
<tr>
<td>1.30625</td>
<td>1.311</td>
<td>0.24 / 0.18</td>
<td>0.7875</td>
<td>0.866</td>
<td>0.07 / 0.08</td>
</tr>
<tr>
<td>1.425</td>
<td>1.889</td>
<td>0.34 / 0.18</td>
<td>0.875</td>
<td>1.333</td>
<td>0.09 / 0.07</td>
</tr>
<tr>
<td>1.54375</td>
<td>2.711</td>
<td>0.49 / 0.18</td>
<td>0.9625</td>
<td>2.088</td>
<td>0.15 / 0.07</td>
</tr>
<tr>
<td>1.6625</td>
<td>4.111</td>
<td>0.74 / 0.18</td>
<td>1.05</td>
<td>3.377</td>
<td>0.24 / 0.07</td>
</tr>
<tr>
<td>1.78125</td>
<td>6.155</td>
<td>1.11 / 0.18</td>
<td>1.1375</td>
<td>5.577</td>
<td>0.39 / 0.07</td>
</tr>
<tr>
<td>1.9</td>
<td>9.822</td>
<td>1.77 / 0.18</td>
<td>1.225</td>
<td>9.666</td>
<td>0.68 / 0.07</td>
</tr>
</tbody>
</table>

### 3.1 Inverter transfer characteristics
The values of the threshold voltages $V_{\text{THI}}$ were recorded at the point of the transfer characteristic where the input voltage of the inverter equals its output voltage. A grid of equally spaced characteristics was obtained. Afterwards, as in [2], a stage of two cascaded inverters was used to increase the gain and to sharpen the transfer characteristic. For the boosting inverter a transistor area ratio $8/4$ was chosen so that the switching occurs at half of the input voltage full-scale range and the rising and falling edge delays are approximately equal.

### 3.2 Inverter dynamic behaviour
The time-domain analysis shows that the proposed ADC may operate at speeds up to approximately 1GHz. For an input signal with frequencies higher than 0.1GHz however, some shifting arises in inverter switching due to its finite gain. That is, the switching of the comparators for the rising and the falling edge occurs at different threshold voltages which may lead to subsequent decoding errors.

The inverter delays for each bit of the ADC have been investigated. The rising edge delay is constant, because of the constant size of the NMOS transistor, while the falling edge delay depends strongly on the increasing size of the PMOS transistor and is dominant for the overall dynamic behaviour of the inverter for larger values of $k$. The delays for 0.18$\mu$ CMOS technology are approximately 3 times higher than the ones for 0.07$\mu$ CMOS.

### 3.3 Schmitt trigger with dynamic hysteresis
The second inverter of [2] was replaced by a boosting stage consisting of a Schmitt trigger with time-controllable noise immunity and a single threshold [4,6,7]. It consists of a CMOS Schmitt trigger and a delayed negative feedback loop (Fig. 3).

The trigger operates as follows: after the switching of the input inverter through the positive feedback (PF) the output inverter pulls up or down the voltage of the intermediate point “1” and thus the output is insensitive to eventual noises on the input signal. The period of insensitivity depends on the odd number of inverters.
connected to the trigger output. Afterwards the delayed negative feedback (DNF) turns off the positive feedback and the output becomes sensitive to changes on the input signal again. This mode of operation is called by the authors “dynamic hysteresis”, because the trigger switches at the same threshold voltage for rising and falling signal, and the hysteresis occurs in time, rather than on the input voltage.

![Fig. 3 Dynamic hysteresis trigger circuit](image)

To obtain the transfer characteristics of the Schmitt trigger, the delayed negative feedback must be switched off, i.e. the N-channel and P-channel transistors that it commands are tied to the power supply voltage and to the ground voltage respectively. The resulting transfer characteristic shows that the gain of the Schmitt trigger circuit is significantly greater than that of the inverter booster.

![Fig. 4. Maximal noise magnitude that can be suppressed as a function of k](image)

The same settings are used to obtain the width of the hysteresis of the trigger in dependence of transistor area ratio $k$ for the two investigated technologies (Fig. 4).

The value of the hysteresis for each bit of the ADC corresponds to the maximal magnitude of the noise on the input signal that can be suppressed during the switching of the comparator (Fig. 5). Any noise with larger magnitude leads to an erroneous spike in comparator output which may produce an error during the subsequent conversion of the thermometer code to code 1-of-n (Fig. 6).
Previous experiments prove that with appropriate transistor sizing of the Schmitt trigger the noise immunity for the rising and the falling edge of the input signal may be equalised [7].

The investigation of the comparator delays for each bit of the ADC is given in Fig. 7 for 0.18µ CMOS technology. It can be seen that the circuit with two cascaded inverters shows a larger delay than the one with a Schmitt trigger. This holds as well for the output in 1-of-n code of the inverter booster stage which is distorted and for higher frequencies may cause erroneous further decoding due to magnitude failures or to variation of the exact moment of the switching. On the other hand for lower frequencies it may be preferred for its simpler design and less power consumption in comparison with the dynamic hysteresis Schmitt trigger.
4. CONCLUSION

Some aspects of the design of a high-speed parallel resistorless ADC based on CMOS inverters were investigated. The operation of the ADC is verified for 0.18µ and 0.07µ CMOS technology. Its static and dynamic behaviour was explored. The implemented example proves the benefits of the design which make it suitable for SOC applications, with smaller size and power consumption.

The results of the ADC investigation show that scaling of the design may be a challenge. Although its dynamic behaviour is weakly affected, its full scale range voltage and its noise immunity decrease.

Nevertheless some aspects of the design of the proposed ADC have to be further investigated:

- The delays of the different comparator stages are different and may cause missing codes for higher frequencies.
- The dependence of the shifting in comparator switching on input signal rising and falling edge has to be studied. Together with the effect of the different delays of the comparator stages, this issue may turn out to be dominant for the overall ADC dynamic behaviour.
- The influence of the technological process variation as well as the truncation or rounding of transistor area ratio $k$ needs more comprehensive investigation especially for smaller die sizes.
- A drawback of the comparator is that the input is not differential. This can be mitigated by a differential amplifier at the ADC input. The same amplifier could be used to shift the analogue input voltage to the ADC voltage range.
- An optimal solution for subsequent code conversion as well as the synchronization of the ADC output has to be elaborated.

REFERENCES

FURTHER READING

Click any one of the following links to be taken to a website which contains the following documents.

The following are some recent examples of Asynchronous ADC activity off the web.

6 bit Asynchronous December 2006
Asynchronous ADC In CAD Mentor Graphics
Asynchronous Data Processing System
ASYNCHRONOUS PARALLEL RESISTORLESS ADC
Flash Asynchronous Analog-to-Digital Converter
Novel Asynchronous ADC Architecture
LEVEL BASED SAMPLING FOR ENERGY CONSERVATION IN LARGE NETWORKS
A Level-Crossing Flash Asynchronous Analog-to-Digital Converter
Weight functions for signal reconstruction based on level crossings
Adaptive Rate Filtering Technique Based on the Level Crossing Sampling
Adaptive Level-Crossing Sampling Based DSP Systems
A 0.8 V Asynchronous ADC for Energy Constrained Sensing Applications
Spline-based signal reconstruction algorithm from multiple level crossing samples
A New Class of Asynchronous Analog-to-Digital Converters
Effects of time quantization and noise in level crossing sampling stabilization

Here is some more background information on Analog to Digital converters.

A 1-GS/s 6-bit 6.7-mW ADC
A Study of Folding and Interpolating ADC
Folding ADCs Tutorials
high speed ADC design
Investigation of a Parallel Resistorless ADC

Here are some patents on the subject.

4,291,299 Analog to digital converter using timed
4,352,999 Zero crossing comparators with threshold
4,544,914 Asynchronously controllable successive approximation
4,558,348 Digital video signal processing system using
5,001,364 Threshold crossing detector
5,315,284 Asynchronous digital threshold detector_
5,445,934 Tracking analog to digital converter
6,020,840 Method and apparatus for representing waveform
6,492,929 Analogue to digital converter and method
6,501,412 Analogue to digital converter including a quantizers
6,667,707 Analog to digital converter with asynchronous ability
6,720,901 Interpolation circuit having a conversion
6,850,180 SelfTimed ADC
6,965,338 Cascade A D converter
7,133,791 Two mean level_crossing time interval

11.19.10 1.20PM
dsausersanjose@aol.com
Don Sauer